

FIG. 1




FIG. 3

06966744 - DELETED




FIG. 2




FIG. 4




FIG. 5

The 10 LEs in the LAB are driven by two local interconnect areas. These LEs can drive two local interconnect areas.




FIG. 6

401




FIG. 7

402




FIG. 8




FIG. 9


0 9 8 7 6 5 4 3 2 1 0

last bit → 79 78 77 76 75 74 73 72 71 70 69											68	67	66	65	64	63	..	32	31	..	0 → first bit	
WB	0	E	ACTION	ADDRESS				DATA														


FIG. 10

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															0												PC	BE	U		


FIG. 11



**FIG. 12**



**FIG. 13**



**FIG. 14**




FIG. 15

TYPE-50 • SYSTEM DESIGN & 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NR	NB	RB	RE	RAVAIL	WSPACE	WP																1					WE	WB	WF		

FIG. 16